

FDZ2553NZ

Monolithic Common Drain N-Channel 2.5V Specified PowerTrench^ò BGA MOSFET

General Description


Combining Fairchild's advanced 2.5V specified PowerTrench process with state-of-the-art BGA packaging, the FDZ2553N minimizes both PCB space and $R_{\rm DS(ON)}.$ This common drain BGA MOSFET embodies a breakthrough in packaging technology which enables the device to combine excellent thermal transfer characteristics, high current handling capability, ultra-low profile packaging, low gate charge, and low $R_{\rm DS(ON)}.$


Applications

- · Battery management
- · Load switch
- · Battery protection

Features

- 9.6 A, 20 V. $R_{DS(ON)} = 14 \text{ m}\Omega$ @ $V_{GS} = 4.5 \text{ V}$ $R_{DS(ON)} = 20 \text{ m}\Omega$ @ $V_{GS} = 2.5 \text{ V}$
- Occupies only 0.10 cm² of PCB area: 1/3 the area of SO-8.
- Ultra-thin package: less than 0.70 mm height when mounted to PCB.
- ESD protection diode (note 3)
- Outstanding thermal transfer characteristics: significantly better than SO-8.
- Ultra-low Q_g x R_{DS(ON)} figure-of-merit
- · High power and current handling capability





Absolute Maximum Ratings TA=25°C unless other wise noted

Symbol	Parameter		Ratings	Units
V _{DSS}	Drain-Source Voltage		20	V
V _{GSS}	Gate-Source Voltage		±12	V
l _D	Drain Current - Continuous	(Note 1a)	9.6	Α
	Pulsed		20	
P _D	Power Dissipation (Steady State)	(Note 1a)	2.1	W
T _J , T _{STG}	Operating and Storage Junction Temper	rature Range	-55 to +150	°C

Thermal Characteristics

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	60	°C/W
$R_{\theta JB}$	Thermal Resistance, Junction-to-Ball	(Note 1)	6.3	
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	(Note 1)	0.6	


Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape width	Quantity
2553NZ	FDZ2553NZ	7"	12mm	3000 units

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Chai	acteristics					
BV _{DSS}	Drain–Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, \qquad I_D = 250 \mu\text{A}$	20	I		V
ΔBV DSS	Breakdown Voltage Temperature	$ID = 250 \mu A$, Referenced to 25°C	20	12		mV/°C
ΔTJ	Coefficient	i = 200 μ i, riololologa io 20 0				
l _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 16 \text{ V}, \qquad V_{GS} = 0 \text{ V}$			1	μΑ
l _{GSS}	Gate-Body Leakage	$V_{GS} = \pm 12 \text{ V}, V_{DS} = 0 \text{ V}$			±10	μΑ
On Char	acteristics (Note 2)					
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{CS}$, $I_D = 250 \mu A$	0.6	0.9	1.5	V
ΔV GS(th)	Gate Threshold Voltage	ID = 250 μA, Referenced to 25°C		-0.3		mV/°C
ΔTJ	Temperature Coefficient					
R _{DS(on)}	Static Drain-Source	$V_{GS} = 4.5 \text{ V}, \qquad I_D = 9.6 \text{ A}$		12	14	mΩ
	On–Resistance	$V_{GS} = 2.5 \text{ V}, I_D = 7.9 \text{ A}$		16	20	
	On Otata Dania Occasion	$V_{GS} = 4.5 \text{ V}, I_D = 9.6 \text{ A}, T_J = 125 ^{\circ}\text{C}$	40	16	24	^
I _{D(on)}	On–State Drain Current Forward Transconductance	$V_{GS} = 4.5 \text{ V}, \qquad V_{DS} = 5 \text{ V}$ $V_{DS} = 5 \text{ V}, \qquad I_D = 9.6 \text{ A}$	10	20 45		A S
g _{FS}		V _{DS} = 5 V, I _D = 9.0 A		45		3
	Characteristics	T		1010	1	
Ciss	Input Capacitance	$V_{DS} = 10 \text{ V}, \qquad V_{GS} = 0 \text{ V},$		1240		pF -
Coss	Output Capacitance	f = 1.0 MHz		320		pF
Crss	Reverse Transfer Capacitance			170		pF
R _G	Gate Resistance	$V_{GS} = 15 \text{ mV}, f = 1.0 \text{ MHz}$		2.1		Ω
Switchin	g Characteristics (Note 2)					
t _{d(on)}	Turn-On Delay Time	$V_{DD} = 10 \text{ V}, \qquad I_D = 1 \text{ A},$		10	20	ns
t _r	Turn-On Rise Time	$V_{GS} = 4.5 \text{ V}, \qquad R_{GEN} = 6 \Omega$		14	26	ns
t _{d(off)}	Turn-Off Delay Time			26	42	ns
t _f	Turn-Off Fall Time			11	19	ns
Q _g	Total Gate Charge	$V_{DS} = 10 \text{ V}, \qquad I_D = 9.6 \text{ A},$		13	18	nC
Q _{gs}	Gate-Source Charge	$V_{GS} = 5 V$		3		nC
Q _{gd}	Gate-Drain Charge	1		3		nC
Drain_S	ource Diode Characteristics	and Maximum Ratings				
ls	Maximum Continuous Drain–Source			I	1.7	Α
V _{SD}	Drain–Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_S = 1.7 \text{ A} \text{(Note 2)}$		0.7	1.2	V
t _{rr}	Diode Reverse Recovery Time	$I_F = 9.6A$,		20		nS
Q _{rr}	Diode Reverse Recovery Charge	$d_{iF}/d_{t} = 100 \text{ A/}\mu\text{s}$		6		nC

Notes

- 1. R_{BJA} is determined with the device mounted on a 1 in² 2 oz. copper pad on a 1.5 x 1.5 in. board of FR-4 material. The thermal resistance from the junction to the circuit board side of the solder ball, R_{BJB}, is defined for reference. For R_{BJC}, the thermal reference point for the case is defined as the top surface of the copper chip carrier. R_{BJC} and R_{BJB} are guaranteed by design while R_{BJA} is determined by the user's board design.
 - (a). $R_{\theta JA} = 60^{\circ}\text{C/W}$ when mounted on a 1in² pad of 2 oz copper, 1.5" x 1.5" x 0.062" thick PCB
 - **(b).** $R_{\theta JA} = 108^{\circ} C/W$ when mounted on a minimum pad of 2 oz copper
- 2. Pulse Test: Pulse Width < 300µs, Duty Cycle < 2.0%
- 3. The diode connected between the gate and source serves only as protection against ESD. No gate overvoltage rating is implied.



Typical Characteristics




Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.




Figure 5. Transfer Characteristics.





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Characteristics








Figure 7. Gate Charge Characteristics.








Figure 9. Maximum Safe Operating Area.

Figure 10. Single Pulse Maximum Power Dissipation.




Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1b. Transient thermal response will change depending on the circuit board design.

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

	ACEx™	FACT™	ImpliedDisconnect™	PACMAN™	SPM™
	ActiveArray™	FACT Quiet Series™	ISOPLANAR™	POP™	Stealth™
	Bottomless™	FAST®	LittleFET™	Power247™	SuperSOT™-3
	CoolFET™	FASTr™	MicroFET™	PowerTrench®	SuperSOT™-6
	CROSSVOLT™	FRFET™	MicroPak™	QFET®	SuperSOT™-8
	DOME™	GlobalOptoisolator™	MICROWIRE™	QS™	SyncFET™
	EcoSPARK™	GTO™ .	MSX™	QT Optoelectronics™	TinyLogic [®]
	E ² CMOS TM	HiSeC™	MSXPro™	Quiet Series™	TruTranslation™
	EnSigna™	I ² C TM	OCX^{TM}	RapidConfigure™	UHC™
	Across the board.	Around the world.™	OCXPro™	RapidConnect™	UltraFET [®]
The Power Franchise™		OPTOLOGIC®	SILENT SWITCHER®	VCX™	
	Programmable Ac		OPTOPLANAR™	SMART START™	

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition		
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.		
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.		
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.		
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.		